On-Chip Signature Checking for Embedded Memories
نویسندگان
چکیده
The Multiple On-chip Signature Checking architecture proposed in [l] is an effective BIST architecture for testing the finctional units in modern VLSI circuits. It is characterized by low aliasing, low area overhead and low test ing time. However, a straight forward application of this architecture in testing the embedded RAMs will result in excessive area overheads. In this paper we propose a scheme to apply this architecture to embedded static RAMs with no significant increase in area. The scheme is applicable to testing chips that have multiple embedded RAMs of various sizes (e.g., ASIC chips in telecommunication applications).
منابع مشابه
Embedded Memory Test Strategies and Repair
The demand of self-testing proportionally increases with memory size in System on Chip (SoC). SoC architecture normally occupies the majority of its area by memories. Due to increase in density of embedded memories, there is a need of self-testing mechanism in SoC design. Therefore, this research study focuses on this problem and introduces a smooth solution for self-testing. In the proposed m...
متن کاملBuilt-in Self-repair Mechanism for Embedded Memories using Totally Self-checking Logic
Today’s deep submicron technologies allow the integration of multiple memories on a single chip. Embedded memories are one of the most universal cores, which occupy around 90% area in system-on-chip (SoC) architecture due to the demand for high data storage. So, the embedded memory test process has become an essential part of the SoC development phase. Some of the March algorithms including rec...
متن کاملM . Baclet and R . Chevallier Using UPPAAL to verify an on − chip memory
As the complexity of designed Systems on Chip (SoC) increases, due to the ever growing number of transistors that can be integrated on a chip, methods have been developed to validate a design before it is actually manufactured. Currently, the method that is the most used is based on software simulation, which does not ensure that all the behaviors are correct. In order to provide exhaustive ver...
متن کاملEfficient Online and Offline Testing of Embedded DRAMs
ÐThis paper presents an integrated approach for both built-in online and offline testing of embedded DRAMs. It is based on a new technique for output data compression which offers the same benefits as signature analysis during offline test, but also supports efficient online consistency checking. The initial fault-free memory contents are compressed to a reference characteristic and compared to...
متن کاملA new system for BIST architecture generation for embedded memories in SoCs
The paper is aimed at a new system for generation of suitable BIST (Built-in Self-Test) blocks for effective testing of multiple memories integrated in a SoC (System on Chip). Incoming technologies, chip complexity and increasing clock frequencies give new challenges for testing huge number of embedded SoC memories. SoCs have to be tested after their manufacturing and always during their life-t...
متن کامل